The interface quality of a low temperature atomic-layer-deposited (ALD) HfO 2 /Al 2 O 3 bilayer high-gate dielectric on a GaAs 0:35 Sb 0:65 channel for heterojunction p-channel tunneling FETs is investigated. Lowering the ALD temperature from 250 to 110 C results in improved capacitancevoltage characteristics and lower interface trap density in metal-oxide-semiconductor capacitor structures. Using the low-temperature ALD highdielectric, a GaAs 0:35 Sb 0:65 /In 0:7 Ga 0:3 As heterojunction p-channel tunneling FET is demonstrated with an improved switching slope and higher on-off current ratio. X-ray photoelectron spectroscopy is performed to investigate the effect of the deposition temperature on the chemical composition of the high-/GaAs 0:35 Sb 0:65 interface. # 2013 The Japan Society of Applied Physics T unneling field-effect transistors (TFETs) can achieve a sub-60 mV/decade switching slope at room temperature and thus enable supply voltage scaling. 6) Realizing energy-efficient complementary logic circuits requires the development of a high-performance p-channel TFET (pTFET) within the same material system. A major challenge is the integration of the gate stack with acceptably low values of interface state density across the bandgap. Recent efforts have focused on the upper part of the bandgap and the quality of high-/III-As compound semiconductor interfaces has been considerably improved by employing surface passivation schemes, such as (NH 4 ) 2 S or NH 4 OH solution, 7) in situ As decapping, 8) surface cleaning, and native oxide removal using hydrogen or nitrogen plasma.
T unneling field-effect transistors (TFETs) can achieve a sub-60 mV/decade switching slope at room temperature and thus enable supply voltage scaling. [1] [2] [3] III-V-semiconductor-based heterojunction TFETs are of interest as they allow a high on-off current ratio (I ON =I OFF ) and high I ON through reduction in the tunneling barrier height. 4, 5) A wide range of tunable effective barrier heights (Eb eff ) can be achieved with mixed arsenideantimonide-based (e.g., Eb eff of 0.25 eV in In 0:7 Ga 0:3 As/ GaAs 0:35 Sb 0:65 ) heterojunction TFETs. An In 0:7 Ga 0:3 As/ GaAs 0:35 Sb 0:65 n-channel hetero-junction TFET was recently demonstrated with a MOSFET-like on current of 135 A/ m and a high I ON =I OFF ratio of $10 4 at a drain bias voltage (V DS ) of 0.5 V. 6) Realizing energy-efficient complementary logic circuits requires the development of a high-performance p-channel TFET (pTFET) within the same material system. A major challenge is the integration of the gate stack with acceptably low values of interface state density across the bandgap. Recent efforts have focused on the upper part of the bandgap and the quality of high-/III-As compound semiconductor interfaces has been considerably improved by employing surface passivation schemes, such as (NH 4 ) 2 S or NH 4 OH solution, 7) in situ As decapping, 8) surface cleaning, and native oxide removal using hydrogen or nitrogen plasma. 9, 10) A few studies have reported on the integration of high-dielectrics with an antimonide such as GaSb with focus on the lower part of the bandgap between the midgap and the valence band, [11] [12] [13] [14] [15] [16] whereas mixed arsenide/antimonides have not been addressed.
In this letter, we study the effect of the temperature used in the atomic layer deposition (ALD) process on the quality of a high-/GaAs 0:35 Sb 0:65 interface. We show that reducing the deposition temperature from 250 to 110 C results in improved charge modulation of the semiconductor and a reduced interface trap density (D it ) response in a metal oxide semiconductor capacitor (MOSCAP), as determined by the Terman method. Furthermore, GaAs 0:35 Sb 0:65 /In 0:7 Ga 0:3 As hetero-junction pTFET devices with gate stacks deposited at a low temperature shows an improved I ON =I OFF ratio and switching slope performance.
Epitaxial GaAs 0:35 Sb 0:65 layers were grown on a latticemismatched InP substrate employing a linearly graded Al 1Àx In x As metamorphic buffer layer grown using solidsource molecular beam epitaxy (MBE). The doping concentration of GaAs 0:35 Sb 0:65 is 1 Â 10 16 cm À3 . For MOSCAP fabrication, samples were degreased in acetone and methanol for 5 min each and rinsed in isopropyl alcohol (IPA), followed by a dipping in concentrated HCl solution (HCl : H 2 O ¼ 1 : 1) for 5 min and an IPA rinse. The samples were then immediately loaded into the ALD chamber and 10 cycles of Al 2 O 3 were deposited followed by 35 cycles of HfO 2 at deposition temperatures (T dep ) of 250 C (sample A) and 110 C (sample B). Pd/Au gate and substrate contact metallization was carried out using electron-beam evaporation after defining gate patterns by electron-beam lithography [ Fig. 1(a) ]. No postdeposition annealing was performed. Capacitance-voltage (C-V ) and conductance-voltage (G-V ) measurements were obtained using a HP 4285A precision LCR meter. X-ray photoelectron spectroscopy (XPS) measurements were carried out using a monochromatic Al K X-ray source with a photon energy of 1486.7 eV coupled with a seven-channel hemispherical analyzer operated at a pass energy of 15 eV, with all scans taken at an angle of 45 with respect to the sample normal. AANALYZER software was used to deconvolute the XPS peaks. 17) For XPS measurements, ALD oxide thicknesses were kept at 1 nm for Al 2 O 3 and 1.4 nm for HfO 2 for the two deposition temperatures of 250 C (sample A) and 110 C (sample B). A heterojunction TFET layer was grown by MBE on a linearly graded Al x In 1Àx As metamorphic buffer to accommodate lattice mismatch to the InP substrate as shown in Fig. 1(b) . A self-aligned gate nanopillar process flow was applied for the fabrication of vertical TFETs, as detailed in Ref. 18 . Figures 1(c) and 1(d) respectively show the schematic and a false-colored cross-section scanning electron micrograph (SEM) image of the fabricated pTFET. For the gate dielectric deposition, high (250 C, sample A) and low ALD temperatures (110 C, sample B) were employed, followed by the self-aligned gate metal deposition process to deposit Pd. The electrical characterization of pTFETs were performed using an HP 4156A parameter analyzer.
Figures 2(a) and 2(b) show the C-V measurements for MOSCAP samples A and B respectively. Sample A showed only a small capacitance modulation with a gate bias at 300 K, indicating strong Fermi level pinning. Despite the strong frequency dispersion at negative gate bias, the C-V characteristics at 150 K are more well-behaved with a smaller minimum capacitance of C min ¼ 9:
suggesting larger band bending. However, an ideal minimum capacitance of 3:9 Â 10 À8 F/cm 2 was calculated, thus the semiconductor was not fully depleted. The enhanced capacitance modulation at 150 K is attributed to two effects: 1) the lower temperature suppresses the D it response and increases the Fermi level movement efficiency; 2) the reduced exponential tail of the electron distribution results in more pronounced carrier modulation and thus enhanced capacitance modulation for a fixed band bending. In contrast, the samples with high-deposition at the lower temperatures (sample B) showed much improved C-V characteristics, achieving a much smaller minimum capacitance compared to sample A. The C-V curves are stretched out and have considerable frequency dispersion indicating a high D it . Figures 2(c) and 2(d) show two additional MOSCAP samples with high-dielectrics deposited at 80 and at 150 C, respectively. Higher frequency dispersion and a drop in the C-V curve for a high gate bias due to high gate leakage are observed for the sample with ALD at 80 C. This is due to the poor quality of the deposited film at the lower deposition temperature. Furthermore, higher stretch-out in the C-V curve is observed in the 150 C ALD sample in comparison with the 110 C ALD sample. A deposition temperature of 110 C was thus found to be optimum. Hence, for further analysis (D it extraction, pTFET fabrication, and XPS analysis), we restrict ourselves to samples A and B which represent a compromise between improved interface quality and reduced dielectric quality, such as leakage and permittivity. We applied the Terman method to quantify the interface trap density D it and band bending for both the samples at 300 K. It is to be noted that the conductance method would severely underestimate the D it response since a D it level larger than C ox =q $ 8 Â 10 12 cm À2 eV À1 is expected in this case. 19) The ideal high frequency C-V curve of GaAs 0:35 Sb 0:65 was calculated for 300 K with parameters from Ref. 20 using the approach published in Ref. 21 . Light and heavy holes with masses m lh ¼ 0:06m e and m hh ¼ 0:29m e respectively, where m e is the free electron mass, were taken into account for the valence band. The effect of split-off band population is small at room temperature due to the large energy offset (0.4 eV) and was therefore neglected. The high-frequency C-V branch at positive gate bias was calculated from Ref. 22 . For a p-type dopant concentration of 1 Â 10 16 cm À3 , the flat band condition is met if the Fermi level is 0.17 eV above the valence band edge. Figures 3(a)-3(d) show a comparison between the calculated ideal high frequency and measured 1 MHz C-V curves as well as the extracted band bending and D it . For the MOSCAPs deposited at 250 and 110 C oxide capacitance densities of 1.4 and 1.1 F/cm 2 were determined, respectively. For the high-dielectric film deposited at 250 C a total band bending of around 0.12 eV was achieved. The Fermi level barely moved away from the valence band edge and did not reach the flat band at positive gate bias. Therefore, the flat-band voltage shift could not be determined. High D it levels in the low 10 14 cm À2 eV À1 range were extracted [inset in Fig. 3(b) ]. In contrast, for the MOSCAPs with dielectrics deposited at 110 C the total band bending considerably improved (0.31 eV) and the flat band condition was reached at a gate bias of 1.1 V. The interface trap density was found to be considerably reduced with typical values in the mid to high 10 13 cm À2 eV À1 range [inset in Fig. 3(d) ]. The lowest D it value of $3 Â 10 13 cm À2 eV
À1
was extracted close to the flat-band condition. The Fermi level moved higher into the bandgap reaching close to the midgap. The D it profile extracted by the Terman method suggests that high interface trap densities are still present close to the midgap and at the valence band edge. The low temperature deposition allowed a reduction of the interface trap density within these bounds. 23) SS is improved significantly at 77 K in comparison to at 300 K due to the reduction in the D it response as well as due to the reduction in the leakage floor. However, the minimum SS achieved even at 77 K is only 200 mV/decade (sample B). This is due to a lower value of C ox of 1.1 F/cm 2 ; with further scaling of the oxide, an improved SS can be achieved.
To better understand the improvement of both MOSCAP and pTFET characteristics using the low-temperature ALD process, the chemical composition at the high-/GaAs 0:35 -Sb 0:65 As interface was investigated using ex situ XPS. Figures 5(a)-5(c) show the high resolution Ga 3d (and Hf 4f ), As 3d, and Sb 3d 3=2 core level spectra of the two samples with a high-oxide stack of $1 nm Al 2 O 3 and $1:4 nm HfO 2 deposited at 250 C (sample A) and 110 C (sample B). These XPS samples were subjected to the same chemical pretreatment as the MOSCAP structures. . Similarly, a large contribution from As-As and Sb-Sb-like states with respect to the bulk As-GaSb and SbGaAs components was observed in the case of the lower deposition temperature. The presence of group-V elements and native oxide in sample B, which exhibits better electrical characteristics in the MOSCAP and pTFET, appears counterintuitive. However, the fact that the peak area of the oxides and elemental states is greater in sample B is not an indication that these states are present at the high-/GaSb interface. These states may reside closer to the surface of the HfO 2 , which was further confirmed by more surface sensitive As 2p spectra (not shown) where arsenic oxidation and As-As states were detected in sample B, while these states were below the XPS detection limit in sample A. The elemental states are most likely to be generated by the decomposition of the native oxides as a result of the ''clean-up'' effect during the ALD process, 7) which subsequently migrate through the highoxide, with the variation in the deposition temperature and corresponding modifications to the composition of the native oxide also a possible factor. 24) Upon diffusion to the surface through the high-stack, these states should oxidize due to atmospheric exposure. The 250 C ALD temperature in sample A could be sufficiently high to allow for removal of the metallic species from the surface of the HfO 2 , and could explain the large variation in native oxide states between the two samples. The fact that the Ga 3d peak profile is very similar for both samples, and there is no detectable signal observed in the more surface-sensitive Ga 2p spectra (not shown), suggests that there is no Ga diffusion to the surface within XPS detection limits in sample A or B, as any Ga located at the surface of the HfO 2 would be expected to dominate the Ga 3d spectra due to the suppression of the bulk signal by the high-oxide overlayer. In addition, the observed trend of the presence of group-V native oxides leading to a better interface is consistent with a reported study on improvement of a dielectric/GaSb interface using lowtemperature (200 C) plasma-enhanced ALD (PEALD) Al 2 O 3 . 11) In the PEALD GaSb sample, Sboxide was detected at the interface whereas no Sboxide was detected in the ALD sample with the oxide deposited at 300 C. Further investigation is needed to unambiguously identify the exact surface conditions leading to better dielectric/GaAs 0:35 Sb 0:65 interfaces.
In summary, we demonstrated the effect of deposition temperature on the quality of a high-/GaAs 0:35 Sb 0:65 interface. Lowering the high-oxide deposition temperature from 250 to 110 C significantly improved the characteristics of MOSCAP and pTFET devices, which resulted in larger band bending, a reduced D it response, a larger I ON =I OFF and a reduced switching slope. This is the first demonstration of p-channel heterojunction tunneling FETs in a compound semiconductor material system. XPS measurements show the presence of group-V native oxide, which is in agreement with the reported findings on an improved dielectric/GaSb interface employing low temperature PEALD oxide. Further improvements in the gate dielectric deposition process are needed to enable complementary TFET logic. 
